74ALVC74D-T Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 425 MHz; Logic switching levels: TTL ; Number of pins: 14 ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 2.3@3.3V ns; Voltage: 1.65-3.6
74ALVC74PW-T Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 425 MHz; Logic switching levels: TTL ; Number of pins: 14 ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 2.3@3.3V ns; Voltage: 1.65-3.6
74ALVC74BQ-G Dual D-type flip-flop with set and reset; positive-edge trigger - Description: Dual D-Type Flip-Flop with Set and Reset; Positive-Edge Trigger ; Fmax: 425 MHz; Logic switching levels: TTL ; Number of pins: 14 ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 2.3@3.3V ns; Voltage: 1.65-3.6
74ALVCH16500DG-T 18-bit universal bus transceiver (3-State) - Description: 2.5/3.3V 18-Bit Universal Bus Transceiver; Negative Edge Trigger Clock with Bus Hold (3-State) ; Logic switching levels: TTL ; Number of pins: 56 ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 2.9@3.3V ns; Voltage: 2.3-3.6
74ALVCH16245DG-T 16-bit transceiver with direction pin; 3-state - Description: 2.5/3.3V 16-Bit Transceiver with Direction Pin; Non-Inverting with Bus Hold (3-State) ; Logic switching levels: TTL ; Number of pins: 48 ; Output drive capability: +/- 24 mA ; Power dissipation considerations: Low Power or Battery Applications ; Propagation delay: 1.9@3.3V ns; Voltage: 1.2-3.6
加入行业交流群
版权所有